Lowering Via Resistance with Selective ALD Barriers Standard barrier integration Via resistance reduction Barrier .) .u Standard Barrier a e ( +100% -47% c an t s i +5% es Selective ALD barrier integration r Selective ALD barrier a i V Thin 5nm 3nm No Node dep Selective ALD removes high-resistance interface Surface Selective Treatment engineering ALD barrier

New Ways to Wire and Integrate Chips - Page 21 New Ways to Wire and Integrate Chips Page 20 Page 22